A Single-Chip Multiprocessor for Smart Terminals

نویسندگان

  • Masato Edahiro
  • Satoshi Matsushita
  • Masakazu Yamashina
  • Naoki Nishi
چکیده

What will information terminals look like in the 21st century? We believe they will require three important features: mobility, intelligence, and diversity. With the Internet, a large number of our daily activities will take place on information terminals. Mobility increases their convenience; for instance, wherever we are, we bring global currency with electronic commerce, and whenever we want to go, we are in public or business offices with electronic government and virtual offices. Intelligence should be another key issue in the new millennium. Predictions indicate that many artificial objects will acquire intelligence such as “automobiles that understand human speech, artificial bugs that fly, robots with human-like emotion, ...”. Our information terminal will be a sensible partner as well as a smart interface to the digital world. The terminal will understand what we say, help us communicate with people speaking any language, and at the end of the 21st century might talk with creatures. Since everyone will have her/his own terminal for different times, places, and occasions, an enormous variety of terminals will be produced. This will result in a diversity of terminals and public servers should answer all requests from these terminals. To attain these features, low-power and high-performance microprocessors are indispensable. Obviously, lower power enhances mobility by enabling longer battery lives. High performance is necessary for intelligence and diversity. The artificial intelligence needed for information terminals includes recognition and understanding at first, and imagination and creation later in the middle of the century. For “true” intelligence, we require much higher computer performance, especially for dictionary handling and searching. For example, about 30% of CPU time is spent in a speech recognition system, as we will show later. At this ratio we greatly increase our ability to analyze the experiences of the speaker. The diversity of terminals demands standardization of information descriptions because huge varieties of terminals will access the information. Although XML and Java are currently becoming artificial-language standards, language abstraction continues unabated. Interpretation of such high-level abstract languages requires high performance. The MP98 low-power, high-performance microprocessor architecture supports smart information terminals using the technologies of single-chip multiprocessor and low-voltage circuits. Its first prototype (code named Merlot) achieves 1 giga instructions/sec (GIPS) at 1 watt. In this article, we briefly describe the MP98 architecture from a viewpoint of software. Then, we realize several basic algorithms in artificial intelligence on our multithreaded Masato Edahiro Satoshi Matsushita Masakazu Yamashina Naoki Nishi

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Adaptive Shutdown Scheduling Strategies in Chip-Multiprocessor Platforms for Future Mobile Terminals

The latest process technology improvements has enabled the presence of increasingly powerful mobile terminals. It is likely that future generations will have similar functionality and flexibility as todays high-performance workstations, and thus the performance requirements as such. We propose an adaptive chip-multiprocessor architecture to provide performance at a low power consumption cost, w...

متن کامل

Smart Memories Polymorphic Chip Multiprocessor

The Stanford Smart Memories polymorphic chip-multiprocessor architecture was conceived as a unified multipurpose hardware architecture base, capable of supporting a variety of programming models and per-application optimizations [17]. Backing the architectural claims, our team of PhD students set out to implement this challenging design in silicon, targeting 90nm technology. Now, with 55M trans...

متن کامل

A Single Chip Multiprocessor Integrated with High Density DRAM

A microprocessor integrated with DRAM on the same die has the potential to improve system performance by reducing memory latency and improving memory bandwidth. In this paper we evaluate the performance of a single chip multiprocessor integrated with DRAM when the DRAM is organized as on-chip main memory and as on-chip cache. We compare the performance of this architecture with that of a more c...

متن کامل

A Single Chip Multiprocessor Integrated with DRAM

We evaluate the performance of a single chip multiprocessor integrated with DRAM. We compare the performance of this architecture with that of a more conventional chip which only has on-chip SRAM. The DRAM-based architecture with four processors performs an average of 52% faster than the SRAM-based architecture on floating point applications with large working sets. This is performance differen...

متن کامل

Scheduling Single-Load and Multi-Load AGVs in Container Terminals

In this paper, three solutions for scheduling problem of the Single-Load and Multi-Load Automated Guided Vehicles (AGVs) in Container Terminals are proposed. The problem is formulated as Constraint Satisfaction and Optimization. When capacity of the vehicles is one container, the problem is a minimum cost flow model. This model is solved by the highest performance Algorithm, i.e. Network Simple...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IEEE Micro

دوره 20  شماره 

صفحات  -

تاریخ انتشار 2000